

Eastern
Economy
Edition

Principles of

Digital Electronics

K. Meena



Contents

Preface	vii
1. NUMBER SYSTEMS AND CODES	1-69
1.1 The Binary Number System	1
1.2 Binary-to-Decimal Conversion	3
1.3 Decimal-to-Binary Conversion	6
1.4 Binary Addition	10
1.5 Binary Subtraction	12
1.5.1 Column-by-Column Subtraction	12
1.5.2 1's Complement	13
1.5.3 2's Complement	14
1.5.4 The 9's and 10's Complements	16
1.6 Binary Multiplication and Division	18
1.6.1 Binary Multiplication	18
1.6.2 Binary Division	20
1.7 Octal Numbers	21
1.7.1 Octal-to-Decimal Conversion	21
1.7.2 Decimal-to-Octal Conversion	22
1.7.3 Octal-to-Binary Conversion	23
1.8 Hexadecimal Numbers	24
1.8.1 Hexadecimal-to-Binary Conversion	25
1.8.2 Binary-to-Hexadecimal Conversion	26
1.8.3 Hexadecimal-to-Decimal Conversion	27
1.8.4 Decimal-to-Hexadecimal Conversion	27
1.9 Binary Codes	28
1.9.1 The 8421 Code	28
1.9.2 BCD Codes	30
1.9.3 The Excess-3 Code	30
1.9.4 The Gray Code	34
1.9.5 Weighted Binary Codes	37
1.9.6 ASCII Code	38

1.9.7 Error-Detecting Codes	38
1.9.8 Error-Correcting Codes	39
<i>Solved Examples</i>	40
<i>Exercises</i>	66
<i>Answers to Exercises</i>	68

2. LOGIC GATES AND CIRCUITS 70–95

2.1 Boolean Algebra and Logic Gates	70
2.2 AND Gate	71
2.3 OR Gate	74
2.4 NOT Gate	77
2.5 NAND Gate	79
2.6 NOR Gate	79
2.7 The Exclusive-OR Gate	80
2.8 Applications of XOR Gate	82
2.8.1 Parity Checker	82
2.8.2 6-bit Binary-to-Gray Converter	83
2.8.3 Controlled Inverter: (Sometimes Called a Programmed Inverter)	83
2.9 The Exclusive-NOR Gate	84
2.10 Positive and Negative Logic	85
2.10.1 Positive Logic	86
2.10.2 Negative Logic	86
2.11 Logic Characteristics	89
2.12 Bipolar Logic Families	90
2.12.1 Resistor-Transistor Logic (RTL)	90
2.12.2 Diode-Transistor Logic (DTL)	91
2.12.3 Transistor-Transistor Logic (TTL)	92
2.12.4 Totem-pole Output	92
2.13 Integrated Circuits	94
<i>Exercises</i>	94

3. BOOLEAN ALGEBRA 96–172

3.1 Definitions	96
3.2 Fundamentals of Boolean Algebra	97
3.3 Boolean Functions	98
3.4 Minterms and Maxterms	98
3.5 Laws and Theorems of Boolean Algebra	99
3.6 DeMorgan's Theorems	105
3.7 The Universal Building Blocks	109
3.8 NAND Gate as a Universal Building Block	109
3.9 NOR Gate as a Universal Building Block	112
3.10 Simplifying Logic Circuits	113
3.10.1 Fundamental Products	113

3.11	Sum-of-Products	115
3.12	AND-OR Networks	116
3.12.1	Algebraic Simplification	117
3.13	Sum-of-Products and Product-of-Sums Forms	129
3.14	Karnaugh Map	137
3.14.1	Karnaugh Map with Two Variables	137
3.14.2	Karnaugh Map with Three Variables	138
3.14.3	Karnaugh Map with Four Variables	141
3.14.4	Karnaugh Map with Five Variables	143
3.15	Product-of-Sums Simplification	144
3.16	NAND and NOR Implementation	146
3.16.1	NAND Implementation	147
3.16.2	NOR Implementation	149
3.17	AND-OR-INVERT Implementation	151
3.18	OR-AND-INVERT Implementation	152
3.19	Don't Care Conditions	152
3.20	Overlapping Groups	155
3.21	Rolling the Map	155
3.22	Eliminating Redundant Groups	160
	<i>Exercises</i>	171

4. COMBINATIONAL LOGIC CIRCUITS 173-211

4.1	Introduction	173
4.2	Adders	174
4.3	The Half-Adder	174
4.4	The Full-Adder	176
4.4.1	The Binary Parallel Adder	179
4.5	Subtractors	180
4.5.1	The Half-Subtractor	181
4.5.2	The Full-Subtractor	182
4.6	BCD Adder	184
4.7	Multiplexers	185
4.7.1	8-to-1 Line Multiplexers	187
4.8	Demultiplexer	189
4.9	Decoders	190
4.9.1	3-to-8 Line Decoder	191
4.9.2	BCD-to-Decimal Decoder	192
4.9.3	BCD-to-Seven Segment Decoder	195
4.10	Encoders	197
4.10.1	Octal-to-Binary Encoder	199
4.10.2	Gray-to-Binary Encoder	199
4.10.3	BCD-to-Excess-3 and Excess-3-to-BCD Encoder	202
4.10.4	Decoder for Binary-to-Gray Code	205
4.11	Floating Point Number System	208
4.12	Range of Stored Numbers	210
	<i>Exercises</i>	210

5. SEQUENTIAL LOGIC CIRCUITS	212-233
5.1 Flip-Flops	212
5.2 RS Flip-Flop	213
5.3 Clocked RS Flip-Flop	214
5.4 The D Flip-Flop	215
5.5 JK Flip-Flop	220
5.6 T Flip-Flop	222
5.7 Triggering of Flip-Flops	222
5.8 Master-Slave Flip-Flop	223
5.9 Conversion of D Flip-Flop	223
5.10 Conversion of JK Flip-Flop	223
5.11 Transfer Circuit	223
5.12 Clock	223
<i>Exercises</i>	230
6. COUNTERS AND SHIFT REGISTERS	231-247
6.1 Counters	231
6.2 Asynchronous or Ripple Counter	232
6.3 Ring Counter	233
6.4 The Johnson or Twisted Ring Counter	237
6.5 State Diagrams and State Tables	238
6.6 Magnitude Comparator	242
6.7 Programmable Arrays of Logic Cells	243
6.8 Shift Register	246
<i>Exercises</i>	247
7. MEMORY ELEMENTS	248-264
7.1 Introduction	248
7.2 Random Access Memory	248
7.3 Dynamic Random Access Memory	250
7.4 Read Only Memories	252
7.5 Magnetic Disk Memories	253
7.6 Magnetic Tape	256
7.6.1 Switching and Buffering Equipment	256
7.7 Magnetic Bubble and CD Memories	260
7.8 Optical Disk	261
7.8.1 Storage Organization of an Optical Disk	261
7.8.2 Types of Optical Disks	261
7.9 Digital Optical Tape (DOT)	263
7.10 Cache Memory	263
<i>Exercises</i>	264
INDEX	265-267