


INTERNATIONAL EDITION

DIGITAL DESIGN

THIRD EDITION



module main
input A, B, select;
output OUT;
bufif0 (OUT, B, select)
module

M. MORRIS MANO



CONTENTS

PREFACE

ix

1 BINARY SYSTEMS

1

1-1	Digital Systems	—	1
1-2	Binary Numbers		3
1-3	Number Base Conversions		5
1-4	Octal and Hexadecimal Numbers		7
1-5	Complements		9
1-6	Signed Binary Numbers		13
1-7	Binary Codes		16
1-8	Binary Storage and Registers		24
1-9	Binary Logic		27

2 BOOLEAN ALGEBRA AND LOGIC GATES

33

2-1	Basic Definitions	33
2-2	Axiomatic Definition of Boolean Algebra	34
2-3	Basic Theorems and Properties of Boolean Algebra	37
2-4	Boolean Functions	40
2-5	Canonical and Standard Forms	44
2-6	Other Logic Operations	51
2-7	Digital Logic Gates	54
2-8	Integrated Circuits	59

3 GATE-LEVEL MINIMIZATION 64

3-1	The Map Method	64
3-2	Four-Variable Map	70
3-3	Five-Variable Map	74
3-4	Product of Sums Simplification	76
3-5	Don't-Care Conditions	80
3-6	NAND and NOR Implementation	82
3-7	Other Two-Level Implementations	89
3-8	Exclusive-OR Function	94
3-9	Hardware Description Language (HDL)	99

4 COMBINATIONAL LOGIC 111

4-1	Combinational Circuits	111
4-2	Analysis Procedure	112
4-3	Design Procedure	115
4-4	Binary Adder-Subtractor	119
4-5	Decimal Adder	129
4-6	Binary Multiplier	131
4-7	Magnitude Comparator	133
4-8	Decoders	134
4-9	Encoders	139
4-10	Multiplexers	141
4-11	HDL For Combinational Circuits	147

5 SYNCHRONOUS SEQUENTIAL LOGIC 167

5-1	Sequential Circuits	167
5-2	Latches	169
5-3	Flip-Flops	172
5-4	Analysis of Clocked Sequential Circuits	180
5-5	HDL For Sequential Circuits	190
5-6	State Reduction and Assignment	198
5-7	Design Procedure	203

6 REGISTERS AND COUNTERS 217

6-1	Registers	217
6-2	Shift Registers	219
6-3	Ripple Counters	227
6-4	Synchronous Counters	232
6-5	Other Counters	239
6-6	HDL for Registers and Counters	244

7	MEMORY AND PROGRAMMABLE LOGIC	255
7-1	Introduction	255
7-2	Random-Access Memory	256
7-3	Memory Decoding	262
7-4	Error Detection and Correction	267
7-5	Read-Only Memory	270
7-6	Programmable Logic Array	276
7-7	Programmable Array Logic	280
7-8	Sequential Programmable Devices	283
8	REGISTER TRANSFER LEVEL	291
8-1	Register Transfer Level (RTL) Notation	291
8-2	Register Transfer Level in HDL	293
8-3	Algorithmic State Machines (ASM)	299
8-4	Design Example	304
8-5	HDL Description of Design Example	310
8-6	Binary Multiplier	317
8-7	Control Logic	321
8-8	HDL Description of Binary Multiplier	326
8-9	Design With Multiplexers	329
9	ASYNCHRONOUS SEQUENTIAL LOGIC	342
9-1	Introduction	342
9-2	Analysis Procedure	344
9-3	Circuits With Latches	352
9-4	Design Procedure	360
9-5	Reduction of State and Flow Tables	367
9-6	Race-Free State Assignment	374
9-7	Hazards	379
9-8	Design Example	384
10	DIGITAL INTEGRATED CIRCUITS	398
10-1	Introduction	398
10-2	Special Characteristics	400
10-3	Bipolar-Transistor Characteristics	404
10-4	RTL and DTL Circuits	408
10-5	Transistor-Transistor Logic (TTL)	410
10-6	Emitter-Coupled Logic (ECL)	420
10-7	Metal-Oxide Semiconductor (MOS)	421
10-8	Complementary MOS (CMOS)	423

10-9	CMOS Transmission Gate Circuits	427
10-10	Switch-Level Modeling With HDL	430

11 LABORATORY EXPERIMENTS 437

11-0	Introduction to Experiments	437
11-1	Binary and Decimal Numbers	442
11-2	Digital Logic Gates	445
11-3	Simplification of Boolean Functions	446
11-4	Combinational Circuits	448
11-5	Code Converters	450
11-6	Design with Multiplexers	452
11-7	Adders and Subtractors	453
11-8	Flip-flops	456
11-9	Sequential Circuits	458
11-10	Counters	460
11-11	Shift Registers	461
11-12	Serial Addition —	465
11-13	Memory Unit	465
11-14	Lamp Handball	467
11-15	Clock-Pulse Generator	471
11-16	Parallel Adder and Accumulator	473
11-17	Binary Multiplier	475
11-18	Asynchronous Sequential Circuits	478
11-19	Verilog HDL Simulation Experiments	478

12 STANDARD GRAPHIC SYMBOLS 482

12-1	Rectangular-Shape Symbols	482
12-2	Qualifying Symbols	485
12-3	Dependency Notation	487
12-4	Symbols For Combinational Elements	489
12-5	Symbols For Flip-Flops	491
12-6	Symbols For Registers	493
12-7	Symbols For Counters	496
12-8	Symbol For RAM	498

ANSWERS TO SELECTED PROBLEMS 501

INDEX 511