

The Saunders College Publishing Series in Electronics Technology

Garrod/Borns: DIGITAL LOGIC: ANALYSIS, APPLICATION & DESIGN
ISBN 0-03-023099-3

Harrison: TRANSFORM METHODS IN CIRCUIT ANALYSIS
ISBN 0-03-020724-X

Hazen: EXPERIENCING ELECTRICITY AND ELECTRONICS
Conventional Current Version Electron Flow Version
ISBN 0-03-007747-8 ISBN 0-03-03427-2

Hazen: EXPLORING ELECTRONIC DEVICES
ISBN 0-03-028533-X

Hazen: FUNDAMENTALS OF DC AND AC CIRCUITS
ISBN 0-03-028538-0

Ismail/Rooney: DIGITAL CONCEPTS AND APPLICATIONS
ISBN 0-03-026628-9

Kale: INDUSTRIAL CIRCUITS AND AUTOMATED MANUFACTURING
ISBN 0-03-013609-1

Laverghetta: ANALOG COMMUNICATIONS FOR TECHNOLOGY
ISBN 0-03-029403-7

Ludeman: INTRODUCTION TO ELECTRONIC DEVICES AND CIRCUITS
ISBN 0-03-009538-7

Oppenheimer: SURVEY OF ELECTRONICS
ISBN 0-03-020842-4

Prestopnik: DIGITAL ELECTRONICS: CONCEPTS AND APPLICATIONS FOR
DIGITAL DESIGN
ISBN 0-03-026757-9

Spiteri: ROBOTICS TECHNOLOGY
ISBN 0-03-020858-0



SAUNDERS COLLEGE PUBLISHING

A Division of Holt, Rinehart and Winston, Inc.

Philadelphia Fort Worth Chicago San Francisco
Montreal Toronto London Sydney Tokyo

Digital Logic:

ANALYSIS, APPLICATION & DESIGN



مكتبة

كلية دجلة الجامعة

Dijla University College

DUC

2.3.2	Excess-3 Binary Coded Decimal	54
2.3.3	Gray Code	56
2.3.4	Alphanumeric Binary Codes	57
2-4	BINARY ARITHMETIC	62
2.4.1	Binary Addition	62
2.4.2	Unsigned Binary Subtraction	63
2.4.3	Binary Multiplication	65
2.4.4	Binary Division	66
2.4.5	Signed Binary Numbers	67
2.4.6	One's and Two's Complement Notation	68
2.4.7	Signed Binary Arithmetic	72
2-5	ARITHMETIC USING BCD AND BINARY CODES	75
2.5.1	Hexadecimal Arithmetic	75
2.5.2	8421 BCD Arithmetic	76
2.5.3	Nine's and Ten's Complement Subtraction	77

Part 2 COMBINATIONAL LOGIC 86

Chapter 3 Logic Functions and Combinational Logic Circuits 88

3-1	LOGIC FUNCTION REPRESENTATION	90
3-2	INVERTER FUNCTION	91
3-3	AND FUNCTION	92
3-4	NAND FUNCTION	96
3-5	OR FUNCTION	99
3-6	NOR FUNCTION	102
3-7	EXCLUSIVE FUNCTIONS: XOR AND XNOR	105
3-8	PULSED LOGIC GATE OPERATION	108
3-9	COMBINATIONAL LOGIC CIRCUITS	111
3.9.1	Combinational Logic Circuit Functions and Truth Table Analysis	111
3.9.2	Logic Circuits from Boolean Equations	116
3-10	IEEE/ANSI LOGIC GATE SYMBOLS	118
3.10.1	Qualifying Symbols and Symbol Composition	119
3.10.2	IEEE/ANSI Logic Symbol Usage	122
3-11	BOOLEAN ALGEBRA	122
3.11.1	Historical Perspective	123
3.11.2	Boolean Algebraic Laws	123
3.11.3	Boolean Identities and Theorems	125
3.11.4	DeMorgan's Theorems	128
3-12	BOOLEAN EQUATION SIMPLIFICATION	130
3-13	SUM OF PRODUCTS (SOP) AND PRODUCT OF SUMS (POS)	132

3.13.1	Sum of Product Equations and Circuits	133
3.13.2	Products of Sums Equations and Circuits	140
3-14	COMPARISON AND CONVERSION OF SUM OF PRODUCTS AND PRODUCT OF SUMS EQUATIONS	147
3-15	EQUIVALENT GATES AND ALTERNATIVE GATE SELECTION	148
3.15.1	Alternative Gate Selection	148
3.15.2	NAND Equivalent Circuits	151
3.15.3	NOR Equivalent Circuits	152
3-16	KARNAUGH MAPPING	153
3.16.1	K-Map Relationship to Truth Tables	153
3.16.2	Function Simplification	154
3.16.3	K-Map Simplification of Sum of Products Equations	159
3.16.4	K-Map Simplification of Product of Sums Equations	160
3.16.5	XOR and XNOR Groupings on K-Maps	160
3.16.6	"Don't Care" States on K-Maps	162
3.16.7	K-Map Application: Gate Minimization	163
3.16.8	Alternative Forms of K-Maps	165
3-17	COMBINATIONAL CIRCUIT ANALYSIS	166
3.17.1	Waveform and Truth Table Comparisons	166
3.17.2	Pulsed Circuit Analysis	166
3-18	COMBINATIONAL CIRCUIT TROUBLESHOOTING	168
3-19	COMBINATIONAL LOGIC DESIGN	169
3.19.1	Logic Function Definition	169
3.19.2	Logic Function Simplification	170
3.19.3	Circuit Implementation of the Function	170

Part 3 ADVANCED COMBINATIONAL LOGIC DESIGN WITH MEDIUM SCALE INTEGRATION (MSI) LOGIC CIRCUITS 196

Chapter 4 Multiplexers and Demultiplexers 198

4-1	MULTIPLEXERS	200
4.1.1	Functional Description	200
4.1.2	Integrated Circuit Specification	201
4.1.3	Gate Equivalent Circuits	207
4-2	APPLICATION AND DESIGN USING MULTIPLEXERS	208
4.2.1	Data Selection	208
4.2.2	Cascaded Operation	209
4.2.3	Binary Word Multiplexing	210
4.2.4	Time Division Multiplexing	216
4.2.5	Logic Function Generation	218

10.2.3	Frequency Division	520
10.2.4	Asynchronous Counters	521
10.2.5	Synchronous Counters	521
10.2.6	Counter Triggering	522
10.3	COUNTER ANALYSIS	523
10.3.1	COUNT STATE DECODING	525
10.3.2	ASYNCHRONOUS COUNTER CIRCUITS	527
10.3.2.1	Asynchronous Counter Analysis	527
10.3.2.2	Asynchronous Counter Design	530
10.3.2.3	Asynchronous Counter Timing	535
10.3.3	SYNCHRONOUS COUNTERS	535
10.3.3.1	Synchronous Counter Analysis	536
10.3.3.2	Synchronous Counter Design	542
10.3.4	INTEGRATED CIRCUIT COUNTERS	549
10.3.4.1	The 74LS193 Four-Bit Binary Counter	549
10.3.4.2	The 74LS90 Decade Counter	555
10.3.4.3	Integrated Counter Selection	562
10.3.5	CASCADED COUNTERS	563
10.3.6	RING COUNTERS	572
10.3.6.1	Basic Ring Counter	573
10.3.6.2	Twisted Ring Counter	573
10.3.6.3	Modified Twisted Ring Counter	574
10.3.6.4	Maximum Length Ring Counter	575
10.3.7	RING COUNTER DESIGN	579
10.3.8	RING COUNTER APPLICATIONS	582
10.3.9	TROUBLESHOOTING COUNTER CIRCUITS	584
11	Shift Registers	594
11.1	DATA STORAGE AND TRANSFER	596
11.1.1	Register Capacity	598
11.1.2	Shift Register Analysis	598
11.1.3	Input, Output, and Shift Operations	599
11.1.4	Timing and Waveforms	605
11.2	SHIFT REGISTER INTEGRATED CIRCUITS	610
11.2.1	The 74LS95B Shift Register	611
11.3	SHIFT REGISTER APPLICATIONS AND DESIGN	616
11.3.1	Temporary Data Storage	616
11.3.2	Data Serial/Parallel Format Conversion	616
11.3.3	Ring Counter Circuits	620
11.3.4	Timing Delay Circuits	622
11.3.5	Multiplication and Division Applications	622
11.4	TROUBLESHOOTING SHIFT REGISTER CIRCUITS	623

Part 6 LSI LOGIC AND MEMORY 630

Chapter 12 Programmable Logic Devices and Semiconductor Logic 632

12-1	SEMICONDUCTOR LOGIC	634
12.1.1	Standard Logic	635
12.1.2	Custom and Semicustom Logic (ASIC)	635
12.1.3	Gate Array	636
12-2	PROGRAMMABLE LOGIC DEVICES	637
12.2.1	Programmable Read Only Memory (PROM)	639
12.2.2	Programmable Logic Array (PLA)	639
12.2.3	Programmable Array Logic (PAL)	641
12.2.4	Generic Array Logic (GAL)	641
12.2.5	Device Architecture of the GAL16V8 and the GAL16V8A	648
12-3	PROGRAMMABLE LOGIC DEVICE PROGRAMMING SYSTEMS	664
12.3.1	Logic Development Software	664
12.3.2	Device Programmers	665
12-4	LC9000 LOGIC COMPILER AND LOGIC LAB PROGRAMMABLE LOGIC DEVICE PROGRAMMING SYSTEM	666
12.4.1	Getting Started with LC9000 and Logic Lab	666
12.4.2	Creating the Source File	668
12.4.3	Compiling the Boolean Equations with LC9000	675
12.4.4	Creating a JEDEC File Using the LC9000	676
12.4.5	Creating a Document File Using the LC9000	676
12.4.6	Programmable Logic Device Programmers	676
12.4.7	Programming the GAL16V8 Using the Logic Lab Programmer	677
12-5	DESIGN TECHNIQUES USING PROGRAMMABLE LOGIC DEVICES	678
12-6	PROGRAMMABLE LOGIC DEVICE COMBINATIONAL LOGIC APPLICATIONS	679
12.6.1	Basic Logic Gate Functions Using Programmable Logic Devices	680
12.6.2	Medium Scale Integration Combinational Logic Functions Using Programmable Logic Devices	684
12-7	PROGRAMMABLE LOGIC DEVICE SEQUENTIAL LOGIC APPLICATIONS	698
12.7.1	Latch and Flip-Flop Functions Using Programmable Logic Devices	699
12.7.2	Counter and Shift Register Functions Using Programmable Logic Devices	708
12-8	TROUBLESHOOTING PROGRAMMABLE LOGIC DEVICE CIRCUITS	721

Chapter 13 Semiconductor Memory Technology 730

- 13-1 INFORMATION STORAGE 732
 - 13.1.1 Evolution of Memory Technology 732
- 13-2 STORAGE CHARACTERISTICS 734
 - 13.2.1 Volatile and Nonvolatile Memories 734
 - 13.2.2 Static and Dynamic Memories 735
- 13-3 MEMORY CAPACITY AND ORGANIZATION 736
 - 13.3.1 Memory Capacity 736
 - 13.3.2 Memory Cells 737
 - 13.3.3 Memory Organization 737
- 13-4 MEMORY ARCHITECTURE 739
 - 13.4.1 Addressing 739
 - 13.4.2 Row/Column Decoding 739
 - 13.4.3 Input/Output Connections 740
 - 13.4.4 Relationship Between Architecture and Capacity 740
- 13-5 MEMORY TYPES AND TECHNOLOGIES 741
 - 13.5.1 ROMs, PROMs, EPROMs, and EAROMs 742
 - 13.5.2 RAMs, SRAMs, and DRAMs 744
 - 13.5.3 MOS Technologies 746
 - 13.5.4 Bipolar Technology 747
- 13-6 MEMORY SPECIFICATIONS AND TIMING 748
 - 13.6.1 Data Book Specifications 748
 - 13.6.2 ROM Specifications 750
 - 13.6.3 EPROM Specifications 752
 - 13.6.4 SRAM Specifications 754
 - 13.6.5 DRAM Specifications 756
- 13-7 MEMORY COMPARISON AND DEVICE SELECTION 757
 - 13.7.1 Selection Parameters 758
 - 13.7.2 Capacity, Speed, Volatility, and Power Comparisons 758
 - 13.7.3 Quality, Packaging, Cost, and Environment 759
- 13-8 MEMORY SYSTEMS 761
 - 13.8.1 System Requirements 761
 - 13.8.2 Multiple IC Memory Design 761
 - 13.8.3 Memory Addressing 762
 - 13.8.4 Memory Decoding 764
 - 13.8.5 Memory System Design 765

Chapter 14 Logic Design with Microprocessors 776

- 14-1 MICROPROCESSOR LOGIC 778
 - 14.1.1 Microprocessor Development History 778
 - 14.1.2 Logic Design Options 779
 - 14.1.3 Microprocessor Size 779

- 14.1.4 Functions, Codes, and Software 779
- 14-2 MICROPROCESSOR INSTRUCTIONS 780
 - 14.2.1 Logic Operations 780
 - 14.2.2 Arithmetic Operations 780
 - 14.2.3 Input/Output Operations 781
 - 14.2.4 Register and Data Transfer Operations 781
 - 14.2.5 Memory Operations 782
 - 14.2.6 Program Control 782
 - 14.2.7 Microprocessor Status 782
- 14-3 MICROPROCESSOR SYSTEM ARCHITECTURE 783
 - 14.3.1 Microprocessor System Functional Blocks 783
 - 14.3.2 Central Processor Unit (CPU) 784
 - 14.3.3 Read Only Memory 784
 - 14.3.4 Random Access Memory 784
 - 14.3.5 Serial Input/Output 785
 - 14.3.6 Parallel Input/Output 785
 - 14.3.7 Address Bus 785
 - 14.3.8 Data Bus 786
 - 14.3.9 Control Bus 786
- 14-4 MICROPROCESSOR TYPES 786
 - 14.4.1 Microcontrollers 787
 - 14.4.2 General Purpose Microprocessors 787
 - 14.4.3 Custom Microprocessors 787
- 14-5 MICROPROCESSOR SPECIFICATIONS 788
 - 14.5.1 Hardware Specifications 789
 - 14.5.2 Software Specifications 789
- 14-6 LOGIC TECHNOLOGY SELECTION: GATES, PLDs, AND MICROPROCESSORS 790
 - 14.6.1 Specification Development 791
 - 14.6.2 General Selection Guidelines 791
- 14-7 PERIPHERAL COMPONENTS 792
 - 14.7.1 Latches and Transceivers 792
 - 14.7.2 Coprocessor 792
 - 14.7.3 Keyboard and Display Interface 792
 - 14.7.4 Memory Controllers 793
 - 14.7.5 Disk Controllers 793
 - 14.7.6 Timers 793
 - 14.7.7 Terminal Controllers 793
 - 14.7.8 Specialized Peripherals 793
- 14-8 MICROPROCESSOR LOGIC DESIGN METHODOLOGY 794
 - 14.8.1 Systematic Problem Solution Methodology 794
- 14-9 MICROPROCESSOR SYSTEM TROUBLESHOOTING 795
 - 14.9.1 Troubleshooting Equipment 796
 - 14.9.2 Troubleshooting Techniques 796

4.3	TROUBLESHOOTING MULTIPLEXER CIRCUITS	222
4.4	DEMULPLEXERS	225
4.4.1	Functional Description	226
4.4.2	Integrated Circuit Specification	226
4.4.3	Gate Equivalent Circuits	233
4.5	APPLICATION AND DESIGN USING DEMULPLEXERS	233
4.5.1	Data Routing	234
4.5.2	Time Division Multiplexing and Demultiplexing	236
4.5.3	Cascading Operation	240
4.6	TRUBLESHOOTING DEMULPLEXER CIRCUITS	242
5	Decoders, Encoders and Code Converters	254
5.1	CODE CONVERSION CIRCUITS	256
5.2	DECODERS	273
5.2.1	Functional Description	274
5.2.2	Integrated Circuit Specification	274
5.2.3	Gate Equivalent Circuits	275
5.3	DECODER APPLICATIONS	277
5.3.1	Binary to Octal Address Decoding	278
5.3.2	Binary to Hexadecimal Address Decoding	279
5.3.3	BCD to Decimal Address Decoding	281
5.3.4	Expanded Address Decoding	281
5.3.5	Logic Function Generation	283
5.4	DISPLAY DECODER/DRIVERS	289
5.4.1	BCD to Seven-Segment Display Decoder/Drivers	291
5.4.2	7447 Decoder/Driver Applications	291
5.4.3	Display Multiplexing	294
5.5	ENCODERS	296
5.5.1	Encoding Fundamentals	296
5.5.2	Priority Encoding	298
5.5.3	Integrated Circuit Encoders	299
5.6	ENCODER APPLICATIONS	301
5.6.1	Decimal to Binary Keypad Encoding	301
5.6.2	Octal to Binary Encoding	302
5.6.3	Hexadecimal to Binary Encoding	303
5.7	CODE CONVERTERS	306
5.8	CODE CONVERTER APPLICATIONS	307
5.8.1	BCD to Binary Conversion	307
5.8.2	Binary to BCD Conversion	308
5.9	PARITY ENCODING	310
5.9.1	Parity Generator/Checker Circuits	311
5.9.2	Integrated Circuit Parity Generator/Checker Circuits	312
5.10	TROUBLESHOOTING CODE CONVERSION CIRCUITS	315

Chapter 6 Arithmetic Circuits 328

6-1	BINARY ADDITION	343
6.1.1	Half-Adders	343
6.1.2	Full Adder	344
6.1.3	Look-Ahead Carry	346
6.1.4	Integrated Circuit Adders	348
6-2	BINARY SUBTRACTION	351
6.2.1	Signed Number Arithmetic	351
6.2.2	One's Complement Method	353
6.2.3	Two's Complement Method	354
6.2.4	Adder/Subtractor Circuits	355
6.2.5	Overflow Detection Circuitry	355
6-3	MULTIPLICATION	358
6.3.1	Multiplier Design	358
6.3.2	Integrated Circuit Multipliers	360
6-4	COMPARATORS	362
6.4.1	Comparator Operations	362
6.4.2	Integrated Circuit Comparators	365
6-5	MULTIFUNCTION CIRCUIT DESIGN	368
6.5.1	Function Table Specification	368
6.5.2	Input Logic Equations	370
6.5.3	Circuit Implementation	374
6-6	ARITHMETIC LOGIC UNITS	377
6.6.1	Integrated Circuit Specification	377
6.6.2	Arithmetic Logic Unit Applications	378
6-7	TROUBLESHOOTING ARITHMETIC CIRCUITS	381

Part 4 SEQUENTIAL LOGIC 390

Chapter 7 Monostable and Astable Circuits 392

7-1	SEQUENTIAL LOGIC	394
7.1.1	Sequential Logic States	394
7.1.2	Sequential Circuit Classification	395
7-2	FEEDBACK AND SEQUENTIAL ANALYSIS	396
7.2.1	Digital Feedback	396
7.2.2	Present Input-Present State-Next State Table	397
7.2.3	Sequential State Table Analysis	397
7.2.4	Sequential Waveform Clocks and Triggering	398
7.2.5	Propagation Delay	399

7-3	MONOSTABLE MULTIVIBRATORS	401
7.3.1	Nonretriggerable Monostable Multivibrators	402
7.3.2	The Retriggerable Monostable Multivibrator	405
7-4	ASTABLE MULTIVIBRATORS	411
7-5	THE 555 TIMER	412
7.5.1	Monostable 555 Timer Operation	418
7.5.2	Astable 555 Timer Operation	421
7-6	SCHMITT TRIGGER DEVICES	423
7.6.1	Schmitt Trigger Operation and Hysteresis	424
7.6.2	Astable and Monostable Schmitt Trigger Circuits	427
7.6.3	Schmitt Trigger Applications	428

Chapter 8 Latches 438

8-1	LATCHING CONCEPTS	440
8.1.1	Latches for Temporary Data Storage	440
8.1.2	Asynchronous and Synchronous Latches	441
8-2	D LATCHES	443
8.2.1	Delay Latch	443
8.2.2	Gated D Latch	443
8-3	S-R AND \bar{S} - \bar{R} LATCHES	445
8.3.1	S-R Latch	445
8.3.2	\bar{S} - \bar{R} Latch	448
8.3.3	Gated S-R Latch	449
8.3.4	Asynchronous Latch Inputs: Preset and Clear	450
8-4	INTEGRATED CIRCUIT LATCHES	453
8.4.1	Transistor-Transistor Logic Integrated Circuit Latches	453
8.4.2	Complementary Metal-Oxide Semiconductor Integrated Circuit Latches	455
8.4.3	Latch Integrated Circuit Parameters	455
8-5	LATCH DESIGN APPLICATIONS	460
8.5.1	Propagation Delay Control	460
8.5.2	Temporary Storage	462
8.5.3	Switch Debounce	462
8.5.4	Display Control	463
8.5.5	Demultiplexing	465

Chapter 9 Flip-Flops 472

9-1	FLIP-FLOP OPERATION	474
9.1.1	Flip-Flop Triggering	474
9.1.2	Types of Edge-Triggering	474

9.1.3	Clock Synchronization	475
9.1.4	Asynchronous Inputs	476
9-2	D FLIP-FLOP	477
9.2.1	D Flip-Flop Operation	477
9.2.2	D Flip-Flop Integrated Circuits	479
9-3	S-R AND \bar{S} - \bar{R} FLIP-FLOPS	481
9.3.1	S-R Flip-Flop Operation	481
9.3.2	S-R Flip-Flop Wired as a D Flip-Flop	483
9-4	J-K FLIP-FLOPS	484
9.4.1	J-K Flip-Flop Operation	484
9.4.2	J-K Flip-Flop Wired as a D Flip-Flop	490
9.4.3	J-K Flip-Flop Wired for Toggle Operation	490
9-5	FLIP-FLOP TIMING PARAMETERS	491
9.5.1	Propagation Delay	491
9.5.2	Output Transition Time	492
9.5.3	Setup Time	492
9.5.4	Hold Time	493
9.5.5	Removal Time	493
9.5.6	Operating Frequency	493
9.5.7	Static and Dynamic Timing	494
9.5.8	Timing Skew	495
9-6	MASTER-SLAVE FLIP-FLOPS	496
9.6.1	Master-Slave J-K Operation	497
9.6.2	Master-Slave Data Lockout	498
9-7	J-K FLIP-FLOP INTEGRATED CIRCUITS	499
9.7.1	J-K Flip-Flop Integrated Circuit Features	499
9-8	FLIP-FLOP APPLICATIONS	500
9.8.1	Data Storage	500
9.8.2	Counter Circuits	500
9.8.3	Timing Circuits and Frequency Division	501
9-9	TROUBLESHOOTING FLIP-FLOPS	502
9.9.1	Troubleshooting Procedures	502

Part 5 ADVANCED SEQUENTIAL LOGIC DESIGN 512

Chapter 10 Counter Circuits 514

10-1	DIGITAL COUNTER APPLICATIONS	516
10-2	COUNTER CLASSIFICATION	519
10.2.1	Counter Modulus	519
10.2.2	Counter Stages or Bits	520

LOGIC FAMILY PERFORMANCE AND INTERFACING 802

Chapter 15 Logic Families, Interfacing, and Device Selection 804

15-1	TRANSISTOR-TRANSISTOR LOGIC (TTL)	806
15.1.1	TTL Logic Definition	806
15.1.2	Bipolar Transistor Technology	807
15-2	TTL LOGIC TECHNOLOGIES	808
15.2.1	TTL Speed and Power Characteristics	809
15.2.2	Standard TTL Logic	809
15.2.3	Low-Power Schottky (LS) TTL	809
15.2.4	Schottky (S) TTL	809
15.2.5	Advanced Schottky (AS) TTL	810
15.2.6	Advanced Low-Power Schottky (ALS) TTL	810
15.2.7	Fast (F) TTL	810
15.2.8	Low-Power (L) TTL	810
15.2.9	High Speed (H) TTL	810
15.2.10	TTL Technology Comparisons	811
15-3	TTL CIRCUIT OPERATION: TOTEM-POLE AND OPEN-COLLECTOR OUTPUTS	812
15.3.1	Bipolar Transistor Basics	812
15.3.2	Totem-Pole Output Stage	813
15.3.3	Open-Collector Output Stage	815
15.3.4	Pull-Up Resistors	816
15.3.5	Wired Gates	819
15.3.6	Open-Collector and Totem-Pole Comparisons	821
15.3.7	Tristate Outputs	821
15-4	DESIGNING WITH TTL	821
15.4.1	Basic TTL Design Procedures	822
15.4.2	Fan-out	824
15.4.3	Methods for Increasing Fan-Out	827
15.4.4	Unit Loads	829
15.4.5	Mixed Logic	830
15-5	COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR (CMOS) LOGIC	830
15.5.1	FET Technology	831
15.5.2	NMOS, PMOS, and CMOS	832
15.5.3	CMOS Voltage Specifications	833
15-6	CMOS LOGIC TECHNOLOGIES	834
15.6.1	CMOS Subfamily Speed and Power Parameters	834
15.6.2	The 4835/400B CMOS	835
15.6.3	74C CMOS	835

15.6.4	74HC CMOS	836
15.6.5	74HCT CMOS	836
15.6.6	Advanced CMOS Logic (ACL)	836
15.6.7	CMOS Logic Technologies Comparisons	837
15-7	CMOS CIRCUIT OPERATION: FET INVERTERS AND OPEN DRAIN	837
15.7.1	FETs	837
15.7.2	Enhancement Mode FET	837
15.7.3	Depletion Mode FET	838
15.7.4	CMOS Output Stages: Open Drain	839
15-8	DESIGNING WITH CMOS	839
15.8.1	Power Consumption	840
15.8.2	CMOS Fan-Out	842
15.8.3	CMOS Latch-up	842
15.8.4	Electrostatic Discharge (ESD)	843
15-9	OTHER LOGIC FAMILIES	844
15.9.1	RTL, DTL, and HTL Logic	844
15.9.2	Integrated-Injection Logic (IIL)	845
15.9.3	Emitter-Coupled Logic	845
15-10	LOGIC COMPARISON AND SELECTION	846
15.10.1	Technology Comparison and Selection	847
15.10.2	Supply Voltage	848
15.10.3	Power	849
15.10.4	Propagation Delay	850
15.10.5	Fan-Out	851
15.10.6	Noise Margin	853
15.10.7	Operating Frequency	854
15.10.8	Mixed Logic	856
15-11	LOGIC INTERFACING	857
15.11.1	Interface Applications	857
15.11.2	Analog-to-Digital and Digital-to-Analog Interface Circuits	858
15.11.3	Logic Family Interface Requirements	858
15-12	CMOS TO TTL INTERFACE	859
15-13	TTL TO CMOS INTERFACE	862
15.13.1	Pull-Up Resistor Interfacing	862
15.13.2	TTL to HCT CMOS	862
15.13.3	Voltage Level Shifters	863
15.13.4	Open-Collector Buffer	863
15-14	TRISTATE LOGIC AND BUS INTERFACES	864
15.14.1	Tristate Logic	864
15.14.2	Bilateral Transmission Gates	868
15-15	DISPLAY INTERFACES	870
15.15.1	Driving an LED	870
15.15.2	Display Interface Parameters	871
15-16	MECHANICAL INTERFACES	872